

U.S. Application No.

International Application No.
PCT/US00/26189

Attorney Docket No.
ADVA214.001AUS

JC05 Rec'd PCT/PTO 23 MAR 2002

**TRANSMITTAL LETTER TO THE UNITED STATES DESIGNATED/ELECTED OFFICE (DO/EO/US)
CONCERNING A FILING UNDER 35 USC 371**

International Application No.: PCT/US00/26189
International Filing Date: September 23, 2000
Priority Date Claimed: September 25, 1999
Title of Invention: TEST LANGUAGE CONVERSION METHOD
Applicant(s) for DO/EO/US: Bruce R. Parnas

Applicant herewith submits to the United States Designated/Elected Office (DO/EO/US) the following items and other information:

1. (X) This is a **FIRST** submission of items concerning a filing under 35 USC 371.
2. (X) This express request to begin national examination procedures (35 USC 371(f)) at any time rather than delay examination until the expiration of the applicable time limit set in 35 USC 371(b) and PCT Articles 22 and 39(1).
3. (X) A proper Demand for International Preliminary Examination was made by the 19th month from the earliest claimed priority date.
4. (X) A copy of the specification and drawings in the International Application as filed (35 USC 371(c)(2))
 - a. (X) is transmitted herewith (required only if not transmitted by the International Bureau).
 - b. () has been transmitted by the International Bureau.
 - c. () is not required, as the application was filed in the United States Receiving Office (RO/US).
5. () A translation of the International Application into English (35 USC 371(c)(2)).
6. () Amendments to the claims of the International Application under PCT Article 19 (35 USC 371(c)(3))
 - a. () are transmitted herewith (required only if not transmitted by the International Bureau).
 - b. () have been transmitted by the International Bureau.
 - c. () have not been made; however, the time limit for making such amendments has NOT expired.
 - d. (X) have not been made and will not be made.
7. () A translation of the amendments to the claims under PCT Article 19 (35 USC 371(c)(3)).
8. (X) A **unsigned** declaration of the inventor(s) (35 USC 371(c)(4)) and Power of Attorney.
9. () A translation of the annexes, such as any amendments made under PCT Article 34, to the International Preliminary Examination Report under PCT Article 36 (35 USC 371(c)(5)).
10. () An Information Disclosure Statement under 37 CFR 1.97 and 1.98.
11. () An assignment document for recording. A separate cover sheet in compliance with 37 CFR 3.28 and 3.31 is included.
12. () A **FIRST** preliminary amendment.
13. (X) A copy of International Publication No. WO 01/23900.
14. (X) A copy of International Search Report by EPO.
15. (X) A copy of International Preliminary Examination Report by EPO.

U.S. Application No.

International Application No.
PCT/US00/26189

10089137
U/089137
Attorney Docket No.
ADVA214.001AUS
JC13 Rec'd PCT/PTO 23 MAR 2002

16. (X) A return prepaid postcard.

17. (X) The following fees are submitted:

				FEES
BASIC FEE (37 CFR 1.492(a)(1))				\$710
Surcharge of \$130 for furnishing the oath or declaration after 20/30 months from the earliest claimed priority date (37 CFR 1.492(e))				\$0
CLAIMS	NUMBER FILED	NUMBER EXTRA	RATE	
Total Claims	8 - 20 =	0 ×	\$18	\$0
Independent Claims	2 - 3 =	0 ×	\$84	\$0
Multiple dependent claims(s) (if applicable)			\$280	\$0
TOTAL OF ABOVE CALCULATIONS				\$710
Reduction by 1/2 for filing by small entity (if applicable). Verified Small Entity statement must also be filed. (NOTE 37 CFR 1.9, 1.27, 1.28)				\$0
TOTAL NATIONAL FEE				\$830
TOTAL FEES ENCLOSED				\$830

18. (X) A check in the amount of \$710 to cover the above fees.

19. () Fee for recording the enclosed assignment (37 CFR 1.21(h)). The assignment must be accompanied by an appropriate cover sheet (37 CFR 3.28, 3.31). \$40 per property.

20. () A copy of forms PCT/IB/304 and PCT/IB/308.

SEND ALL CORRESPONDENCE TO:

MURAMATSU & ASSOCIATES
7700 Irvine Center Drive
Suite 225
Irvine, CA 92618
Tel: (949) 753-1127


Signature

Yasuo Muramatsu
Printed Name

38,684
Registration Number

TEST LANGUAGE CONVERSION METHODField of the Invention

This invention relates to a test data conversion method for testing semiconductor devices by automatic test equipment, and more particularly, to a method of converting digital test vectors written in STIL (Standard Test Interface Language) to digital test vectors of a test language unique to the automatic test equipment.

Background of the Invention

In testing semiconductor devices such as ICs and LSIs by automatic test equipment (ATE) or an IC tester, a semiconductor IC device to be tested is provided with test signals or test patterns produced by an IC tester at its appropriate pins at predetermined test timings. The IC tester receives output signals from the IC device under test in response to the test signals. The output signals are strobed or sampled by strobe signals generated by the IC tester with predetermined timings to be compared with expected data to determine whether the IC device functions correctly or not. Typically, timings of the test signals and strobe signals are defined relative to a start timing of each test cycle of IC tester.

As noted above, an IC tester generates test patterns and strobes, i.e., test vector, based on digital test vector data described in a language (format) unique to the tester. Such languages for automatic test equipment are different from manufacturer to manufacturer.

Recently, IEEE has proposed a test language STIL (Standard Test Interface Language) as a standard test interface language (IEEE Std 1450-1999). STIL provides an interface between computer-aided engineering (CAE) such as a logic test simulator and automatic test equipment. In a CAE environment or an EDA (electronic design automation) environment, a semiconductor device is designed with the aid

of computer system and such design is tested through a logic test simulator or a testbench. It is preferable to utilize the digital test vectors resulted from the logic simulation in testing actual semiconductor devices by IC testers. STIL is designed to facilitate the transfer of large volumes of digital test vectors from CAE environment to the automatic test equipment (ATE) environment.

The STIL test language has recently become a standard. At present, however, most ATE systems do not use STIL as a native language. Such native languages provided by test equipment manufacturers are not compatible to one another. Accordingly, there is a need to effectively convert STIL to the ATE native language.

Summary of the Invention

It is, therefore, an object of the present invention to provide a method of converting digital test vectors of one cycle based test language to another cycle based test language with high efficiency and accuracy.

It is another object of the present invention to provide a test language conversion method of converting test vectors in a STIL (Standard Test Interface Language) format into a target with high efficiency and accuracy.

In the present invention, the method of converting test vectors in an original cycle based test language into a target cycle based test language, comprising the following steps of: reading available waveforms defined in the target test language and forming a set of templates depicting the waveforms where each template corresponds to a waveform of the target test language and includes data showing at least a starting value of a segment of waveform and a number of subsequent edges in the waveform; reading the test vectors of the original test language and decomposing a waveform in the test vectors in the original test language into a set of constituent events where each event includes data showing at least a starting value and a number of subsequent edges of

the waveform; comparing the template derived from the waveform in the target test language and the set of events derived from the original test language; storing the waveform data in the target test language when a match is detected in the comparison step and retrieving corresponding parameters of the waveform in the test vectors of original test language and storing the parameters in combination with the matched waveform data; and repeating the above steps for all of the test vectors in the original test language, thereby forming a test vector file of the target test language.

Typically, the original test language is STIL (Standard Test Interface Language) specified by IEEE Std 1450-1999. Preferably, the step of comparing the template and the set of events includes a step of changing different levels of test vectors, in the order of a signal level, a wavekind level where the signal is configured by a plurality of wavekinds, a character level where the wavekind is configured by a plurality of characters.

The set of events derived from the original test language is stored in a table format having columns assigned to the data showing the number of subsequent edges and the starting value. The table storing the set of events is optimized by studying the starting value of a particular event based on an ending state produced by the previous event, thereby simplifying the data in the table.

Brief Description of the Drawings

Figure 1 is a diagram showing an example of format in STIL which describes signals or signal groups in the digital test vectors which constitute intended test vectors.

Figure 2 is a diagram showing an example of format in STIL which describes timings of edge in each of the signals constituting the waveforms.

Figure 3 is a diagram showing an example of format in STIL which describes patterns of vectors in each of the signals constituting the waveforms.

Figure 4 is a diagram showing an example of format in STIL which describes a flow of patterns in the test vectors constituting the intended waveforms.

5 Figure 5 is a diagram showing an example of format in TDL (Test Description Language) which is a test language native to ATE system developed by the assignee of this invention.

10 Figure 6A is a schematic diagram showing a basic principle of test language conversion in accordance with the present invention, and Figure 6B is a schematic diagram showing an example of functional configuration in the test language conversion of the present invention.

15 Figure 7 is a diagram showing an example of STIL construct and an equivalent TDL representation, and a template of waveform based on the TDL representation.

Figure 8 is a diagram showing other examples of STIL constructs, waveforms corresponding to the STIL constructs, and the TDL representations.

20 Figure 9 is a diagram showing further examples of STIL constructs, waveforms corresponding to the STIL constructs, and the TDL representations for explaining the optimization waveforms.

25 Figures 10A and 10B are tables showing examples of array depicting starting values and number of edges which represent decomposed events in the STIL test vectors for conducting the pattern match of the present invention.

Figure 11 is a flow diagram showing an example of procedure in the wavekind matching of the present invention in the different levels of test vectors.

30 Figure 12 is a flow diagram showing an example of procedure in the wavekind matching of the present invention from the previous cycle to the next cycle.

35 Figure 13 is a diagram showing a basic idea of converting the STIL test vectors to multi-clock test signals of TDL when types of DUT pin are appropriate to such multi-

clock signals.

Figure 14 is a waveform diagram showing a basic idea of converting the STIL test vectors to the pin multiplexing test vectors of TDL.

5 Detailed Descriptions of the Preferred Embodiments

10 The STIL (Standard Test Interface Language) testing language defines pattern and timing information for device testing using a cycle-based representation. The format used does not represent the language of any ATE systems, but has been constructed to provide the maximum flexibility in designing test programs. STIL has only recently been adopted as a standard and is not yet in widespread use. A number of STIL-based applications have been proposed in recent years, including general test flow, scan test methodology and ATPG (automatic test pattern generator). Currently, most ATE systems do not use STIL as a native language. Consequently, there is a need to convert from STIL to the native language of the target ATE system. This language is usually cycle-based, so the conversion is from one cycle-based representation to another.

20 In this patent specification, the inventor discloses some of the basic steps involved in conversion method from one cycle-based format to another cycle-based format. The inventor also presents some tricks that allow the conversion of STIL in an efficient manner. The conversions shown in this invention are based on an analysis of the data presented in STIL. As a sample target language, Test Description Language (TDL) by developed by Advantest Corporation, Tokyo, Japan, an assignee of this invention, is used for illustration purposes although the principles presented are general and thus equally applicable to other test languages.

30 Figures 1-4 showing examples of format in STIL for describing the digital test vectors. Figure 1 shows formats of signals and signal groups, Figure 2 shows formats of timings of edges in each signal. Figure 3 shows an example

of STIL format describing patterns of test vectors, and Figure 4 shows an example of STIL format describing the flow of patterns. Figure 5 is a diagram showing an example of format in TDL which is a target test language.

5 Template Matching

 The conversion from one cycle-based representation to another is most easily accomplished using an event-based intermediate format. Here, event is any change such as edges in test vectors or no changes defined relative to timing.

10 The two cycle-based descriptions will usually be substantially different from one another. For converting one cycle-based description to another cycle-based description, an intervening event-based representation is used to decompose the data to basic building blocks. Namely, the

15 input cycle-based format (STIL) is decomposed into constituent events and these events are reconstructed in the target description format (TDL).

 This basic process is illustrated in Figure 6A which performs the vector-based to vector-based conversion process.

20 In the present invention, the test vectors in the STIL format is decomposed into each event which is compared with templates produced based on waveforms defined in TDL, an example of target test language. This concept is shown by the arrows of dotted lines in Figure 6A. When match is found

25 for a template, the matched template is listed in a file to which the parameters in the corresponding STIL test vectors are transferred to complete the waveform. In this manner, the TDL test vectors are created as shown by the arrow of dotted line in Figure 6A.

30 Figure 6B is a functional representation of the test vector conversion of the present invention from the STIL test language to the TDL test language. A STIL vector file 21 is a file storing STIL test vectors to be converted to TDL vectors through the conversion process of the present

35 invention. Typically, the STIL test vectors in the STIL file

WO 01/23900

PCT/US00/26189

21 are derived from the design stage of semiconductor devices, i.e., CAE (Computer-Aided Engineering) environment or EDA (Electronics Design Automation) environment as a result of conducting logic simulation. The STIL vectors are decomposed into constituent events and stored in a decomposed event file 24.

As noted above, TDL is a test language developed by Advantest Corporation, the assignee of the present invention, to establish a logic test pattern (LPAT) file. The format of TDL is stored in a TDL wavekind file 22. Each waveform defined in the target test language TDL, is converted to a corresponding template having a set of components. Such templates of waveforms are stored in a template file 25.

A pattern matching is performed by a comparator 26 between the events from the event file 24 and the templates from the template file 25. When match is found, the waveform corresponding to TDL is listed in a file 28 which stores template matched data representation. Further, the details of parameters for the vectors of the matched template are transferred from the STIL vectors to the TDL vectors. Such details of the vectors include timings, pattern characters, and types of edge. Thus, in a TDL & LPAT file 29, the TDL test vectors corresponding to the STIL test vectors are created through the conversion process in the foregoing.

As an example, with reference to Figures 7 and 8, consider the following STIL construct, an equivalent TDL representation and the corresponding waveforms:

01 {'400ns' D/U;} => NRZ; T1=400ns; T2=400ns

where the STIL construct 01 {'400ns' D/U;} in the left means that the character '0' specifies a falling edge (D) at 400ns while the character '1' specifies a rising edge (U) at 400ns. This STIL representation corresponds to the waveforms shown in the upper part of Figure 8 and to a non-return zero (NRZ) waveform defined in TDL. In Figure 8, the waveform of character '0' shows the shaded portion from the start edge of

a test cycle to the falling edge T1 (400ns from the start edge. The shaded portion means that the logic state in this area is undefined. Thus, the character '0' defines the falling edge T1 at 400ns from the start of the test cycle
5 whatever the current logic status is. Similarly, the waveform of the character '1' defines the falling edge T1 at 400ns from the start of the test cycle whatever the current logic status is. As noted above, this example of STIL construct corresponds to the NRZ waveform of TDL.

10 Therefore, in the conversion method of the present invention, the construction of TDL waveforms from the decomposed STIL waveform descriptions is carried out using a template matching method. The waveforms available for a given tester are read in at run time and stored in a manner
15 that makes template matching easy. Thus, as a first step, a list of templates is established for each waveform such as NRZ defined in TDL. The template is characterized by the set of {pattern character, starting value, number of subsequent edges} pairs that describe the waveform. The representation
20 of the NRZ waveform in the above example is shown in the lower part of Figure 7.

In the example of template in Figure 7, the first element on each line is the pattern character while the next two elements represent the {starting value, number of
25 subsequent edges} pairs while the remaining entries indicate the names for the specified edges. Using this, the example above can be represented using the NRZ waveform with the following values:

01 => {0,0,0}, {0,1,1 400ns D}, {1,0,1 400ns U}, {1,1,0}
30 where the {pattern character, starting value, number of subsequent edges} are shown. Storage of all waveforms defined in the target test language, in this example TDL, in this manner allows a simple comparison of the decomposed STIL waveforms against the capabilities of a given waveform.
35 Thus, the library of templates is prepared in the template

file 25 of Figure 6B.

In the comparison, the decomposed STIL waveform and the template of TDL are compared with one another. The STIL waveform is decomposed into each event which is expressed by a combination of starting value and number of edges. The data describing the starting value and number of edges of each event in the STIL waveform is stored in the event file 24 of Figure 6B. Thus, the comparison between the decomposed events and the template is made by comparing the starting value and the number of edges. This is done as a query against the waveforms, essentially asking, "can you support this many edges with this starting value?".

It should be noted that the mapping of an STIL waveform to a template requires matching all of the resulting triples that comprise the waveform. In the example above, the characters '01' from STIL result in the four triples shown in the template of Figure 7. All four of these must be mapped in order for these characters to be fully represented. For this example, the NRZ is capable of supporting all of the required triples.

As another example of basic template matching, consider the following STIL characters, TDL representation and waveforms with reference to Figure 8:

0 {} 1 {'200ns' U; '400ns' D;} => RZ; T1=200ns;
T2=400ns;

which corresponds to a return zero (RZ) waveform in TDL the waveforms of which are shown in the center of Figure 8. Thus, the template of RZ waveform of TDL is set in the template file 25 of Figure 6B.

The template matching examples shown in the preceding section are very simple. They match directly with standard waveforms, NRZ and RZ. These waveforms may be used on the test equipment running with TDL without any resource penalty. However, in the real test implementation, more complex waveforms are also used. Consider the following example:

01 {'100ns' D; '200ns' D/U; '400ns' D;} with the waveforms shown in the lower part of Figure 8 and an upper half of Figure 9. This example means that the character '0' specifies a falling edge at 100ns, a falling edge at 200ns and a falling edge at 400ns wherein the last two edges are redundant and will not actually be retained. The character '1' specifies a falling edge at 100ns, a rising edge at 200ns and a falling edge at 400ns.

The pattern character "0" can be matched by a NRZ or RZ waveform. The pattern character "1" would require a more complex waveform, such as the XOR (exclusive OR) with values T3=100ns, T1=200ns, T2=400ns. There are several reasons why this is an undesirable situation. First, if these two characters are actually used in a pattern block (and their definition makes this likely), this will result in an on-the-fly wavekind switch. On many ATE systems, this results in a limiting of available resources. Also, on some systems, the use of the XOR waveform in certain situations can result in a reduction in tester resources. Clearly this is not desirable solution to this waveform matching problem. Thus, in the following, some tricks will be detailed that can be used to simplify complex match cases.

Unused Initial Value

In STIL, all of the information about the waveforms that will be used is presented up front in the WaveformTable construct. Analysis can be performed on this information to determine characteristics of the available wave shapes. This information can be used to make informed optimization. In this section, the concept of "unused initial value" is examined to see how this can help with optimization.

First, it should be noted that a set of pattern characters presented to a given signal defines a continuous waveform despite the use of the discrete characters. Consequently, the starting state experienced by a given character is based on the ending state produced by the

WO 01/23900

PCT/US00/26189

behavior of an entire signal using a single wavekind, so the data are compiled at this level. Failing this, the next logical level is the WaveformTable. It is assumed that switching WaveformTables will not happen often during the patterns, very possibly only in going from one pattern block to another. Furthermore, if the switching between pattern blocks occurs at the level of PatternExec blocks, these will be relegated to different tests in the TDL code and any differences in wavekinds will not result in an on-the-fly switch.

Finally, if the behaviors of the pattern characters within a WaveformTable cannot be represented by a single wavekind, the matching will be attempted on an individual character level. If this fails, it means that some pattern character in the STIL file contains requirements that cannot be satisfied by the test language of the target ATE system. In some cases, more advanced features of the target ATE system can be used to alleviate these problems. In other cases, this is simply reported as a fatal error in the conversion process.

The data to be stored at each of the levels indicated above is the same: the starting value and number of edges required by the STIL pattern characters. This is stored in an array whose dimensions are based on characteristics of the target ATE system. With use of the "unused initial value" technique described above, the capacity of array can be significantly reduced. The number of drive edges that can be supported per time set is read in at run time and this is used for one dimension of the array. The other dimension is two, the number of possible starting values "1" or "0" in a binary logic system. Each combination of starting value and number of edges that requires support is set to true (T). The rest are false (F).

Thus, for the above example:

0 {} 1{'200ns' U; '400ns' D;} => RZO; T1=200ns; T2=400ns

the array would look like the table shown in Figure 10A where it is assumed that at most four drive edges may be supported per time set. For another example:

23{'100ns' D; '200ns' D/U; '400ns' D;}

5 the table of Figure 10B now contains an additional entry. This table describes all of the information about these four waveform characters. The technique of the unused initial value noted above can be applied to this table because "1" is the initial value that will never occur (unless set during
10 initialization). As a result, the entire column labeled "i" can be set to false, which results in the same situation as described previously with reference to the waveforms in the lower left and right of Figure 9. This mechanism can be applied to tables created at any of the levels, i.e., signal,
15 waveform table, and pattern character, discussed .

The more detailed description regarding the template matching procedure is given here. As described above, the array (matcharray) of decomposed events each forming a starting value and number of edges is created in the event
20 file 24 of Figure 6B to be compared with the counterpart waveform data in the template file 25. Once the "matcharray" described above has been created, and then reduced through the analysis of "unused initial values", the match against the available waveforms is made (S13 in Figure 11). As
25 discussed above, the waveforms available to the target ATE system (read in at run time) are stored based on the starting value and number of edges they can support in the template file 25. The structure in the templates is analogous to the matcharray shown above except that the entry in each box of
30 tables in Figures 10A and 10B is a collection of wavekind object pointers that can satisfy the indicated combination of starting value and number of edges.

It should be noted that a given wavekind will appear in several of these lists as they can support a variety of
35 {starting value, number of edge} pairs. For example, the RZO

vectors becomes very simple. The STIL pattern character is accessed (S21 in Figure 12), the previous signal value (stored at the end of the previous cycle) is recalled (S22 in Figure 12) and these data are used to access the information stored for the {starting value, STIL pattern character} pair, i.e. the wavekind and parameter information determined from the matching process (S23 and S24 in Figure 12). Then, the ending value is stored for beginning of the next cycle (S25 in Figure 12).

This is markedly different from the situation where the source format is event-based, for example, VCD (Value Change Dump) data by Verilog. In this case, the wave format information is usually not available up front. Matching of source data to target wave shapes must be done as the vectors are processed. This can lead to poor choices that are avoided using proper table analysis techniques.

Assuming the following two cycles in a waveform: If the template matching were done on a cycle-by-cycle basis (as would be the normal case without a table-based analysis), the first cycle would likely end up being mapped to NRZ; this is the simplest waveform that can satisfy the constraints. The second cycle is clearly RZO. If it were known about the second cycle when processing the first, it would have noted that the first cycle can also be mapped to RZO, and would have prevented an on-the-fly wavekind switch. A table-based analysis approach provides just this capability.

Output Signal Conversion

The preceding description has focused on the mapping of input STIL characters to TDL equivalents. The "input" here means a test pattern supplied (drive) to a pin of device under test (DUT). As previously noted, the test vectors include the test patterns (input) and strobes (output or compare). A strobe is a timing pulse either with edge (no pulse width) or window (predetermined pulse width) to sample the device output signal. Here, the output mapping

output signals. As an example, the number of available edges may be reduced due to the need for driver control signals to determine the directional state of the bidirectional signal.

5 The considerations for driver control are based on the characteristics of the STIL pattern characters and the capabilities of the target ATE system. A standard paradigm is to provide two driver enable modes, one that mimics the NRZ behavior, and one for RZ. In the former case, the cycle becomes "drive" (input) at some point and remains that way
10 through the end of the cycle. For the RZ, the cycle becomes "drive" and then "compare" (output) during the cycle. Note that the cycle being in "compare" mode does not mean that a comparison is actually taking place, just that the pin is to be treated as an output. This distinction becomes important
15 with regard to target ATE capabilities for drive and compare in a cycle.

The driver enable mode is determined from the STIL pattern characteristics by noting that an NRZ driver enable mode is preferred since it requires fewer tester resources.
20 This mode is chosen unless specifically required to use the RZ mode. This only happens when a "drive" region is surrounded by "compare" regions in the same cycle. Again, actual comparisons may not be occurring, but the device pin is acting as an output. The time values for the driver
25 control edges are determined from the transition times for the signal direction.

The inclusion of driver type information makes the "matcharray" process described above quite a bit more complex. The drive portions of the signal are matched
30 against the available waveforms while the overall character of a cycle, in terms of "drive" and "compare" portions are compared against the capabilities of the target ATE system.

STIL contains the concept of the "DrivePrior" event. This is meant to contain the most-recently-used drive value
35 on a system. For input signals, the prior drive value is

T6600 IC tester family, but they are quite general and may be found, in some form, on a variety of test systems. Thus, brief discussion is made as to the algorithms used to map the STIL information to these features.

5 Multi-Clock Signals

The multi-clock (MCLK) signal type is commonly used for providing more pulses per cycle than the ATE system can theoretically provide. This is done for repetitive waveforms by essentially breaking the tester cycle into a series of
10 subcycles (internally) and providing multiple copies of a basic waveform, one per subcycle. The result is the appearance of a greater number of edges than possible in the rated test cycle.

The key to the use of the MCLK paradigm is that the
15 waveform must contain a basic repeatable unit within the cycle. During the template matching algorithm described above, the discovery that a STIL pattern character contains too many edges leads to an attempt to match the character using an MCLK format. For this to work, the number of edges
20 must be even (the MCLK format is pulse-based). The constraints that must be satisfied for a single-pulse repeatable waveform are derived with regard to an upper waveform of Figure 13.

In order to have a repeatable unit, it is required that
25 the widths of all pulses be the same. Furthermore, the spacing between the pulses must be equal to the sum of the space (A) before the first pulse plus the space (B) at the end of the last pulse, as shown. This means that it is necessary to have a basic repeatable unit that looks like RZ
30 with $T1=A$, $T2=A+PW$, and a subcycle length of $A+PW+B$. If any of these conditions are not met it is unable to provide a single pulse basic repeatable unit.

It is possible to create a double-pulse basic repeatable unit. The requirements are derived based on the lower
35 waveform of Figure 13. In this case there are two pulses per

repeatable block, and it requires that the corresponding pulses be the same width, in this case the pulses labeled PW1 and PW2. The sum of the begin and end space must match the interval between the repeatable unit repetitions, as above
 5 (repeatable unit space = A+B). Also, the spacing (C) between the pulses must be the same for all repeatable units. Thus, in this case, a subcycle length is $A+PW1+C+PW2+B$.

Pin Multiplexing

In the pin multiplexing (PMUX), two tester channels are
 10 combined to drive a single pin. This allows the resources for both tester channels to be used for the same signal, enabling drive (input) and compare (output) in the same cycle on ATE systems where this might not otherwise be available.

While the use of PMUX can make the ATE programming task
 15 easier, it adds complication to the conversion process by providing an additional degree of freedom. While this might seem desirable in that it provides flexibility, it makes the search of the wavekind space a little harder because requirements are not precisely pinned down. In the
 20 following, discussion will be made as to the implications of PMUX on the various pin types.

(1) Input PMUX

Input pin mapping is performed by a search of the wavekind space attempting to match the capabilities of the
 25 wavekind with the requirements of the STIL pattern character. The details of this approach have been discussed above. When an input signal is used with PMUX, the responsibility for matching the requirements of the STIL pattern character is shared between the two tester channels. The issue presented
 30 by the added flexibility is one of determining a "requirement sharing" methodology.

One approach taken is that the simplest sharing algorithm is not to share at all. If possible, one pin does all the work and the other does none. To this end, an
 35 attempt is made to map all of the edges specified by the STIL

pattern character into the first tester channel. The matching that takes place here is identical to that described above for non-PMUX input signals. The difference occurs if the match attempt fails, i.e. there is no wavekind that can satisfy some subset of a STIL pattern character's requirements. Previously, this situation either resulted in an attempt to use MCLK, or the reporting of an error. With the PMUX case, one edge is shifted from the first channel to the second, and the match is attempted for the first channel and second channel separately. The shifting of edges is continued until a match is possible for both channels for all sets of requirements for the STIL pattern character.

Adding to the complication for this algorithm is the need to maintain continuity between the two component channel behaviors. A given channel "remembers" its final state from the last cycle. The state of the driver to the device, however, has been set by the signals from the other channel. For example, if channel 1 drives the pin to an "H" state, it will have "H" as its previous state. Now, suppose channel 2 drives the pin to a "L" state. When channel 1 drives again, it will "remember" being in the "H" state, but the driver will actually be in the "L" state because of the action of channel 2. Coordination between the two channels comprising the signal is required to prevent this situation.

As an example, consider the following signal of the uppermost waveform in Figure 14, where T_0 denotes a cycle boundary. This signal is very simple and appears to have a NRZ character for the first signal. In fact, the second signal apparently needs to do nothing except stay low. Consider the first pass solution to this problem, shown in Figure 14.

The signal proposed for Channel (Pin) 1 provides the rising edge at T_a , as desired (second waveform from the top in Figure 14). Since there are no edges in the second portion of the signal, Pin 2 need have no edges (third

waveform from the top in Figure 14). In the second cycle, Pin 1 remains high as there are no edges. In the second part of the cycle, there is a low-going edge. Since Pin 2 is already in the "L" state, no edge will be generated.

5 It is clear from this example that the simple approach
will not work in this case. The signal will look exactly
like the waveform on Pin 1 as Pin 2 has no edges. This has
happened because the continuity across channels has not been
maintained. Pin 2 needs to be aware that Pin 1 has ended in
10 an "H" state so that subsequent edges on the system, in this
case the transition to "L" at T_a in the second cycle, will be
handled properly. This can be accomplished by replacing the
waveform for Pin 2 above with that shown in the bottom of
Figure 15.

15 Here the waveform for Pin 2 is brought to the "H" state
at the split time. This will have no effect on the composite
signal as the driver is already in the "H" state due to the
action of Pin 1. It does, however, condition Pin 2 to be in
a consistent state with Pin 1. When the low-going edge
20 happens in the second cycle during the Pin 2 portion this
will result in a low-going transition on Pin 2 at T_b as
desired. This demonstrates the channel consistency problem
that must be handled for PMUX signals.

(2) Output PMUX

25 As with normal pattern matching, the conversion of
output signals in the presence of PMUX is simpler than input
conversion. The cycle is split into two portions, and strobe
edges are assigned to the two channels (pins) based on their
position relative to the split time. For simplicity, the
30 split time is chosen as the middle of the period. Strobe
edges occurring before this time are assigned to the first
channel, and those occurring after are assigned to the
second. One notable exception to this rule is window
strobes. These may not be split across the boundary between
35 channels. Consequently, the split time is chosen so that the

entire window strobe falls within one of the channels.

(3) Bidirectional PMUX

The use of PMUX with bidirectional signals allows features that might not otherwise be available. This is a primary use for the PMUX construct, rather than for pure input or output signals. Probably the single most important use of the PMUX is to allow drive and compare within a cycle, if the target ATE system does not allow this. For cases where a STIL pattern character for a bidirectional signal specifies pure drive or compare behavior for a cycle, the processing is virtually identical to that described with respect to the input and output pin multiplexing above. When the behavior is mixed, the split time for dividing the cycle between the channels is based on the time of the direction switch. This leads to a very natural division of the responsibilities of the two channels. The concept of continuity across channels that we discussed for input signals applies here as well, but must also take into account the effects of intervening strobes.

As has been described above, according to the present invention, the test vectors in an original test language are converted to a target test language with high efficiency and high accuracy.

Although only a preferred embodiment is specifically illustrated and described herein, it will be appreciated that many modifications and variations of the present invention are possible in light of the above teachings and within the purview of the appended claims without departing the spirit and intended scope of the invention.

WHAT IS CLAIMED IS:

1. A method of converting test vectors in an original cycle based test language into a target cycle based test language, comprising the following steps of:

5 reading available waveforms defined in the target
test language and forming a set of templates depicting
the waveforms where each template corresponds to a
waveform of the target test language and includes data
showing at least a starting value of a segment of
10 waveform and a number of subsequent edges in the
waveform;

reading the test vectors of the original test language and decomposing a waveform in the test vectors in the original test language into a set of constituent events where each event includes data showing at least a starting value and a number of subsequent edges of the waveform;

comparing the template derived from the waveform in
the target test language and the set of events derived
from the original test language;

storing the waveform data in the target test language when a match is detected in the comparison step and retrieving corresponding parameters of the waveform in the test vectors of original test language and storing the parameters in combination with the matched waveform data;

repeating the above steps for all of the test waveforms in the original test language, thereby forming representation of the waveforms in the target test language.

2. A method of converting test vectors as defined in Claim 1, wherein the step of applying the comparison algorithm at different levels of abstraction, in the order of a signal level, a wavekind level where the signal is configured by a plurality of wavekinds, and a character level

where the wavekind is configured by a plurality of characters.

3. A method of converting test vectors as defined in Claim 1, wherein the set of events is stored in a table
5 format having columns assigned to the data showing the number of subsequent edges and the starting value.

4. A method of converting test vectors as defined in Claim 3, wherein the table storing the set of events is optimized by studying the starting value of a particular
10 event based on an ending state produced by the previous event, thereby simplifying the data in the table.

5. A method of converting test vectors as defined in Claim 1, wherein the test vectors includes drive signals to be supplied to a device under test (DUT) as an input and
15 strobe signals to sample an output of DUT for evaluation, wherein the drive signals in the original test language are converted to the target test language by comparing the template and the set of events for detecting the match while the strobe signals in the original test language are directly
20 translated to the target test language.

6. A method of converting test vectors as defined in Claim 1, wherein the waveforms in the original test language are assigned where required by resource limitations to a plurality of subcycles of the target test language where the
25 plurality of subcycles are created by multiplexing a test cycle clock in a test system which is operated by the target test language.

7. A method of converting test vectors as defined in Claim 1, wherein the waveforms in the original test language are assigned to a plurality of test channels of the target
30 test language where the plurality of test channels are multiplexed to be connected to a single pin of DUT in a manner configured by a test system which is operated by the target test language.

8. A method of converting test vectors in a STIL
35

(Standard Test Interface Language) into a target cycle based test language, comprising the following steps of:

- 5 reading available waveforms defined in the target test language and forming a set of templates depicting the waveforms where each template corresponds to a waveform of the target test language and includes data showing at least a starting value of a segment of waveform and a number of subsequent edges in the waveform;
- 10 reading the test waveforms of the STIL format and decomposing a waveform in the test vectors in the STIL format into a set of constituent events where each event includes data showing at least a starting value and a number of subsequent edges of the waveform;
- 15 comparing the template derived from the waveform in the target test language and the set of events derived from the waveform in STIL;
- 20 storing the waveform data in the target test language when a match is detected in the comparison step and retrieving corresponding parameters of the waveform in the test vectors of STIL and storing the parameters in combination with the matched waveform data;
- 25 repeating the above steps for all of the test vectors in STIL, thereby forming a test vector file of the target test language.

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
5 April 2001 (05.04.2001)

PCT

(10) International Publication Number
WO 01/23900 A1

(51) International Patent Classification⁷: **G01R 31/28**

(72) Inventor; and

(21) International Application Number: **PCT/US00/26189**

(75) Inventor/Applicant (for US only): **PARNAS, Bruce, R.**
[US/US]; - (US).

(22) International Filing Date:
23 September 2000 (23.09.2000)

(74) Agent: **MURAMATSU, Yasuo**; Muramatsu & Associates, Suite 225, 7700 Irvine Center Drive, Irvine, CA 92618 (US).

(25) Filing Language: **English**

(81) Designated States (national): **DE, JP, KR, US.**

(26) Publication Language: **English**

Published:


(30) Priority Data:
60/156,121 25 September 1999 (25.09.1999) **US**

— With international search report.

(71) Applicants (for all designated States except US): **ADVANTEST CORPORATION [JP/JP]**; 32-1, Asahi-cho 1-chome, Nerima-ku, Tokyo 179-0071 (JP). **ADVANTEST AMERICA R & D CENTER, INC. [US/US]**; 3201 Scott Boulevard, Santa Clara, CA 95054 (US).

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: **TEST LANGUAGE CONVERSION METHOD**



(57) Abstract: A method of converting test vectors (21) in an original test-cycle based language into a target-cycle based test language (22). The method includes the steps of forming a set of templates (25) depicting waveforms defined in the target test language (22); decomposing a waveform (24) in the original test language into a set of constituent events where each event includes data showing at least a starting value and a number of subsequent edges of the waveform; comparing the template and the set of events (26); storing the waveform data in the target test language when a match is detected (28) and retrieving corresponding parameters of the waveform in the original test language (29); and repeating the above steps for all of the test vectors in the original test language, thereby forming a test vector file of the target test language.

WO 01/23900 A1

Fig. 1

Example of STIL(1)

```
Signals:
Signals {
    Signal[0] InOut;
    Signal[1] InOut;
    Signal[2] InOut;
}

SignalGroups {
    signal = 'Signal[0..2]';
}
```

Fig. 2

Example of STIL(2)

```

Timing:
Timing T1
{
    WaveformTable wft1
    {
        Period '1us';
        Waveforms
        {
            Signal[0] {01 { '400ns' D/U; }}
            Signal[1] {01 { '400ns' D/U; '500ns' D; }}
                23 { '0ns' U/D; '200ns' D/U; '600ns' U/D; }}
            Signal[2] {01 { '200ns' D/U; }}
                23 { '100ns' D/U; '400ns' D; }}
        } // end of Waveforms block
    } // End of WaveformTable wft1
} // End of Timing block

```

10/089137

Fig. 3

Example of STIL(3)

Pattern:

Pattern pat1 {

W wft1;

V { signal =011; } // Note: signal = Signal[0] +
V { signal =020; } // Signal[1] + Signal[2]
V { signal =111; }
V { signal =103; }
V { signal =132; }
V { signal =000; }
V { signal =003; }

}

10/089137

Fig. 4

Example of STIL(4)

Flow:

```
PatternBurst pb1 {  
  PatList {  
    pat1;  
  } // end of PatList  
} // end of PatternBurst  
  
PatternExec {  
  Timing T1;  
  PatternBurst pb1;  
} // end of PatternExec
```

Fig. 5

Example of TDL

Timing and Pattern:

```
SIGNAL signal_1;  
signal_1.drekind( 0, NRZ);  
signal_1.wavekind( 1, RZO);  
signal_1.timing( 1, T1, 400.0nS);  
signal_1.timing( 1, T2, 500.0nS);  
signal_1.wavekind( 2, XOR);  
signal_1.timing( 2, T3, 0.0nS);  
signal_1.timing( 2, T1, 200.0nS);  
signal_1.timing( 2, T2, 600.0nS);  
signal_1.wavekind( 3, NRZ);  
signal_1.wavekind( 4, NRZ);  
signal_1.timing( 4, STBL, 0.0nS);  
signal_1.timing( 4, DREL, 0.0nS);
```

Fig. 6A

Conversion Basics

- Vector-based to vector-based conversion




Fig. 6B




Fig. 7


Template Matching

- 01 {'400ns' D/U;} => NRZ; T1 = 400ns; T2 = 400ns
- Template

$\{0,0,0\}$ $\{0,1,1\ T2\}$ $\{1,0,1\ T1\}$ $\{1,1,0\}$
--

Fig. 8

Wavekind Matching (1)



10/089137

Fig. 9

Wavekind Matching (2)




Fig. 10A

Number of Edges	Start Value	
	0	1
0	T	T
1	F	T
2	T	F
3	F	F
4	F	F

0{1{200ns' U:400ns'D:}}

Fig. 10B

Number of Edges	Start Value	
	0	1
0	T	T
1	F	T
2	T	F
3	F	T
4	F	F

23{100ns' D; 200ns' D/U; 400ns' D;}

10/089137

Fig. 11




Fig. 12




Fig. 13

Multi-Clock (MCLK)




- MCLK
 - Find repetitive basic timing unit in STILL pattern char
 - Can be based on single- or double-pulse waveform
- 
- Determine number of repetitions and factor into Rate

Fig. 14
Pin Mux





DECLARATION AND POWER OF ATTORNEY - USA PATENT APPLICATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name;

I believe I am an original, first and sole inventor of the subject matter which is claimed and for which a patent is sought on the invention entitled; **TEST LANGUAGE CONVERSION METHOD**, the International application for a letter of patent was filed on September 23, 2000 with International Application No. **PCT/US00/26189** and an application for entering the national stage of the United States of America under 35 U.S.C. 371 (c) was filed on March 23, 2002 with the assigned Application No. 10/089,137;

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above;

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, § 1.56;

I hereby claim the benefit under 35 U.S.C. §119(e) of the United States provisional application No. **60/156,121** filed September 25, 1999, and insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of 35 U.S.C. §112, I acknowledge the duty to disclose material information as defined in 37 C.F.R. §1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application.

I hereby claim foreign priority benefits under Title 35, United States Code, § 119(a)-(d) of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

PRIOR FOREIGN APPLICATION(S)

Priority
Claimed

No.: Country: Date Filed:

POWER OF ATTORNEY: I hereby appoint the following agents and/or attorneys to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith (if this application is assigned, I acknowledge that the appointed individuals do not represent me, and that instead they represent the assignee): Yasuo Muramatsu, Registration No. 38,684, and Hideki Muramatsu, Registration No. 45,577.

(2)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful, false statements may jeopardize the validity of the application or any patent issued thereon.

1-00
Full name of inventor: Bruce R. Parnas

Inventor's signature *Bruce R. Parnas*

Date 15 May, 2002

Residence: 3201 Scott Boulevard, Santa Clara, CA 95054

Citizenship: USA USX

Post Office Address: same as above

Send Correspondence To:
MURAMATSU & ASSOCIATES
7700 Irvine Center Drive
Suite 225
Irvine, CA 92618

Direct Telephone Calls To:
Yasuo Muramatsu

(949) 753-1127